## SN54157, SN54LS157, SN54LS158, SN54S157, SN54S158, SN74157, SN74LS157, SN74LS158, SN74S157, SN74S158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

MARCH 1974 - REVISED MARCH 1988

- Buffered Inputs and Outputs
- Three Speed/Power Ranges Available

	TYPICAL	TYPICAL
****	AVERAGE	
TYPES	PROPAGATION	POWER
	TIME	DISSIPATION
157	9 ns	150 mW
'LS157	9 ns	49 mW
<b>'</b> \$1 <b>5</b> 7	5 ns	250 mW
'LS158	7 ns	24 mW
'S158	4 ns	195 mW

#### applications

- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variable Is Common)
- Source Programmable Counters

#### description

These monolithic data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The '157, 'LS157, and 'S157 present true data whereas the 'LS158 and 'S158 present inverted data to minimize propagation delay time.

FUNCTION TABLE


	INPL	JTS	_	OUTPUT Y					
STROBE	SELECT A/B	А	ម	157, LS157, S157	'L\$158 '\$158				
Н	X	×	Х	L	H				
L	L	L	×	L	н				
L	L	н	х	н	L				
L	н	X	L	L	Н				
L	н	×	Н	ј н	Ł				

H = high level, L = low level, X = irrelevant

SN54157, SN54LS157, SN54S157, SN54LS158, SN54S158...J OR Ŵ PACKAGE SN74157...N PACKAGE SN74LS157, SN74S157, SN74LS158. SN74S158...D OR N PACKAGE (TOP VIEW)

Ā/B∐ī	V <sub>16</sub> V <sub>CC</sub>
1A 🔲 2	15 🔲 👨
1 <b>B</b> □3	14 🗌 4A
1Y∐4	13 🗍 4B
2A 🛛 5	12 🏻 4Y
2B ∏6	11 🗒 3A
2Y 🔲 7	10 🛚 <b>3B</b>
. GND 🗌 8	9 3Y

\$N54L\$157, \$N54\$157, \$N54L\$158, \$N54\$158...FK PACKAGE (TOP VIEW)



NC - No internal connection

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)	********************************	
	• • • • • • • • • • • • • • • • • • • •	
'LS157, 'LS158		7 V
Operating free-air temperature range:	SN54'	-55°C to 125°C
	SN74'	0°C to 70°C
Storage temperature range		-65°C to 150°C


NOTE 1: Voltage values are with respect to network ground terminal.

PRODUCTION DATA documents contain information current as of nublication date. Products conform to specifications our the terms of Team instruments standard waverenty. Production processing does not not usually include testing of all parameters.




#### SN54157, SN54LS157, SN54LS158, SN54S157, SN54S158, SN74157, SN74LS157, SN74LS158, SN74S157, SN74S158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

#### logic symbols†




#### logic diagram (positive logic)





Pin numbers shown are for D, J, N, and W packages.

#### schematics of inputs and outputs










1157

<sup>&</sup>lt;sup>1</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

# SN54LS157, SN54LS158, SN54S157, SN54S158, SN74LS157, SN74LS158, SN74S157, SN74S158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS



## SN54157, SN74157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

#### recommended operating conditions

		\$N54157					UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	ON
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4,75	5	5.25	
High-level output current, IOH	, ,		-800			-800	μΑ
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		7507.0	TEST CONDITIONS <sup>†</sup>		SN5415	7	1	7	LINIT	
	PARAMETER	TEST CONDITIONS.		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
$V_{IH}$	High-level input voltage			2			2			V
VIL	Low-level input voltage	•		1		8.0			0.8	V
VIK	Input clamp voltage	VCC = MIN,	1 <sub>1</sub> = - 12 mA	1		- 1.5			~ 1.5	٧
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V.	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -800 µA	2.4	3.4		2.4	3.4		V
You	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, 1 <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	٧
Ιį	Input current at maximum input voltage	VCC = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
ΊΗ	High-level input current	VCC = MAX,	V <sub>1</sub> = 2.4 V	T .		40			40	μА
ЧL	Low level input current	VCC = MAX,	V <sub>I</sub> = 0.4 V ·			-1.6			-1.6	пΑ
los	Short-circuit output current§	V <sub>CC</sub> = MAX		-20		-55	-18		- 55	mA
ICC	Supply current	VCC = MAX.	See Note 2	1	30	48		30	48	mΑ

<sup>&</sup>lt;sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH .	D-1-			9	14	ns
<sup>t</sup> PHL	Data	0 - 15 - 5		9	14	
1PLH	Strobe C	$C_L = 15 \text{ pF},$ Strobe $\overline{G}$ $R_L = 400 \text{ s},$		13	20	
1PHL	attobe G			14	21	ns
tPLH	Select A/B	See Note 3		15	23	ns
†PHL	aelect A/B		Ī-	18	27	] ""5

 $<sup>\</sup>mathbf{1}_{tpLH}$  = propagation delay time, low-to-high-level output

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

<sup>8</sup> Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

NOTE 2: ICC is measured with 4.5 V applied to all inputs and all outputs open,

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

### SN54LS157, SN54LS158, SN74LS157, SN74LS158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

#### recommended operating conditions

		SN54LS'			SN74LS'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	V
IOH High-level output current			-400			-400	μА
IOL Low-level output current			4			8	mA
TA Operating free-air temperature	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DA 0 4445				at		SN54LS			SN74LS	·	
	PARAME	IEK	TES	T CONDITION	Si	MIN	TYP‡	MAX	MIN	ТҮР‡	MAX	UNIT
ViH	High-level inpu	t voltage				2		_	2			٧
VIL	Low-level input	t voltage		<del>-</del>			•	0.7			0.8	٧
Vik	Input clamp vo	Itage	V <sub>CC</sub> - MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	V
νон	High-level outp	ut voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX, I <sub>OH</sub> = -400 μA		2.5	3.4		2.7	3.4		٧	
			V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V.	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level outpo	ut voltage	V <sub>IL</sub> ≈ MAX		IOL = 8 mA					0.35	0.5	· ·
Ц	Input current at maximum	Ā/B ar G	V <sub>CC</sub> = MAX.	V <sub>1</sub> = 7 V				0.2			0.2	mA
'''	input voltage	A or B	CC - MAX.	VI - 7 V				0.1			0.1	
1	High-level	A/B or G	V MAY	V - 27 V	•			40			40	
1IH	input current	A or B	V <sub>CC</sub> = MAX,	V   - 2.7 V				20			20	μA
1	Low-tevel	A/B or G	Vcc = MAX,	V = 0.4.V				-O.8			-0.8	mΑ
11L	input current	A or B	OCC - MAA,	V   - 0.4 V				-0.4			-0.4	
los	Short-circuit ou	itput current§	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
					'LS157	1	9.7	16		9.7	16	
	All A inpu		VCC = MAX,	X, See Note 2			4.8	8		4.8	8	
<sup>1</sup> cc			V <sub>CC</sub> = MAX, All A inputs at All other inputs	· ·	'L\$158		6.5	11		6.5	11	mΑ

<sup>&</sup>lt;sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  $\ddagger$  All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C, 8...

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER	FROM	TEST COMPLIANCE		<b>'LS157</b>	7	Ţ	UNIT		
L ANAMICIEN 1	(INPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	0.0
1PLH	N			9	14		7	12	
1PHL	Data	0 45 5		9	14		10	15	ns
1PLH		C <sub>L</sub> = 15 pF,		13	20	Ī	11	17	
tPHL	Strobe G	R <sub>L</sub> = 2 kΩ,		14	21	Τ	18	24	ns
tPLH	Select A/B	See Note 3		15	23		13	20	
TPHL	Select A/B	+		18	27		16	24	ns

ItpLH = propagation delay time, low-to-high-level output

<sup>\$</sup> Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

NOTE 2:  $I_{\mbox{CC}}$  is measured with 4.5 V applied to all inputs and all outputs open.

tpнt = propagation delay time, high-to-low-level output NOTE 3: Load circuits and voltage diagrams are shown in Section 1.

## SN54S157, SN54S158, SN74S157, SN74S158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

#### recommended operating conditions

	i	SN54S157 SN54S158				SN74S157 SN74S158			
	MIN	NOM	MAX	MIN	NOM	MAX	l		
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧		
High-level output current, IOH			-1			-1	mA		
Low-level output current, IOL		•	20			20	mΑ		
Operating free-air temperature, TA	55		125	0		70	°C		

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TES	TEST CONDITIONS <sup>†</sup>		SN54S157 SN74S157			ĺ	58 58	UNIT	
		_	ĺ			MIN	ТҮР‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage					2			2			٧
VIL	Low-level input voltage		[					8.0			0.8	V.
$v_{tK}$	Input clamp voltage	_	VCC = MIN,	I <sub>I</sub> = -18 mA				-1.2			-1.2	٧
Vau	High-level output voltage		VCC = MIN.	V <sub>1H</sub> = 2 V,	Series 545	2.5	3.4		2.5	3.4		V
YOH	mign-lever output voltage		VIL = 0.8 V.	I <sub>OH</sub> = -1 mA	Series 74S	2.7	3.4		2.7	3.4		"
V <sub>0</sub> L	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA				0.5			0.5	٧
ij	Input current at maximum	nput voltage	VCC = MAX,	V <sub>1</sub> = 5.5 V	,			1	1		1	mΑ
ΊΗ	- High-level input current I-	Ā/B or G A or B	VCC = MAX,	V <sub>1</sub> = 2.7 V				100 50			100 50	μД
HE	Low-level input current	A/B or G A or B	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V	· · · · · · · · · · · · · · · · · · ·			-4 -2			4	mA
los	Short-circuit ouput curren	ıt §	V <sub>CC</sub> = MAX	· · · · · · · · · · · · · · · · · · ·		-40		-100	_40		-100	mA
			V <sub>CC</sub> = MAX, See Note 2	All inputs at 4	.5 V,		50	78		39	61	
lac	Supply current			A inputs at 4.5 at 0 V, See N							81	mA

<sup>\*</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### witching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER !	FROM	TEST CONDITIONS	i	N54S1 N74S1		SN54S158 SN74S158			UNIT
	(INPUT)		MIN	TYP	MAX	MIN	TYP	MAX	
<sup>t</sup> PLH				5	7.5		4	6	ns
tPHL .	Data	C <sub>L</sub> - 15 pF, R <sub>L</sub> = 280 Ω, See Note 3		4.5	6.5		4	6	
<sup>t</sup> PLH	Strobe G			8.5	12.5		6.5	11.5	ns
tPHL	Strone G			7.5	12		7	12	
tPLH .	Select A/B	266 14016 2		9.5	15		8	12	ns l
tPHL .	Select A/R			9.5	15		8	12	173

TtpLH = propagation delay time, low-to-high-level output



 $<sup>\</sup>ddagger$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.

<sup>\$</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note 2: ICC is measured with all outputs open.

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





17-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
76002012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76002012A SNJ54LS 157FK	Samples
7600201EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600201EA SNJ54LS157J	Samples
7600201FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600201FA SNJ54LS157W	Samples
76033012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76033012A SNJ54LS 158FK	Samples
7603301EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603301EA SNJ54LS158J	Samples
JM38510/07903BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07903BEA	Samples
JM38510/07903BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07903BFA	Samples
JM38510/30903B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30903B2A	Samples
JM38510/30903BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30903BEA	Samples
JM38510/30903BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30903BFA	Samples
M38510/07903BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07903BEA	Samples
M38510/07903BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07903BFA	Samples
M38510/30903B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30903B2A	Samples
M38510/30903BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30903BEA	Samples
M38510/30903BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30903BFA	Samples
SN54157J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54157J	Samples





www.ti.com

17-Mar-2017

Orderable Device	Status	Package Type	U	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samp
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN54LS157J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS157J	Samp
SN54LS158J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS158J	Samp
SN54S157J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S157J	Samp
SN74LS157D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS157	Samj
SN74LS157DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS157	Sam
SN74LS157DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS157	Sam
SN74LS157DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS157	Sam
SN74LS157DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS157	Sam
SN74LS157DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS157	Sam
SN74LS157N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS157N	Sam
SN74LS157NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS157N	Sam
SN74LS157NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS157	Sam
SN74LS158D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS158	Sam
SN74LS158DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS158	Sam
SN74LS158DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS158	Sam
SN74LS158N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS158N	Sam
SN74LS158NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS158N	Sam
SN74LS158NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS158	Sam





www.ti.com 17-Mar-2017

Orderable Device	Status	Package Type		Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ54157J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54157J	Samples
SNJ54157W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54157W	Samples
SNJ54LS157FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76002012A SNJ54LS 157FK	Samples
SNJ54LS157J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600201EA SNJ54LS157J	Samples
SNJ54LS157W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600201FA SNJ54LS157W	Samples
SNJ54LS158FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76033012A SNJ54LS 158FK	Samples
SNJ54LS158J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603301EA SNJ54LS158J	Samples
SNJ54S157FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 157FK	Samples
SNJ54S157J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S157J	Samples
SNJ54S157W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S157W	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.





17-Mar-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS157, SN54LS158, SN74LS157, SN74LS158:

Catalog: SN74LS157, SN74LS158

Military: SN54LS157, SN54LS158

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

#### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS157DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS158DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS158NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 8-Apr-2013



\*All dimensions are nominal

7 til dillionorio di o momina								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LS157DR	SOIC	D	16	2500	333.2	345.9	28.6	
SN74LS158DR	SOIC	D	16	2500	333.2	345.9	28.6	
SN74LS158NSR	SO	NS	16	2000	367.0	367.0	38.0	

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

